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Abstract— Memristors are being considered as promising devices for highly dense memory systems as well as the potential basis of 
new computational paradigms. In this scenario, and in relation with data processing, one of the more specific and differential logic 
functions is the material implication logic also named as IMPLY logic. Many papers have been published in this framework but few of 
them are related with experimental works using real memristor devices. In the paper authors show the verification of the IMPLY 
function by using Ni/HfO2/Si manufactured devices and laboratory measurements. The proper behavior of the IMPLY structure (2 
memristors) has been shown. The paper also verifies the proper operation of a two-steps IMPLY-based NAND gate implementation, 
showing the electrical behavior of the circuit in a cycling operation. A new procedure to implement a NAND gate that requires only 
one step is experimentally shown as well. 
 
Index Terms— IMPLY function, material implication, memristive circuits, memristors, NAND gate implementation, resistive 
switching.  
I. INTRODUCTION 
emristors, firstly introduced in 1971 by L. Chua [1] and later revisited by the research group of S. Williams from HP Labs 
in 2008 [2], present very advantageous characteristics such as fast operation, high scalability and low power consumption 
[3]–[11] as well as non-volatility. These features have attracted the interest of the scientific community to study memristors as 
potential candidates to implement complex memory blocks [3],[11], neuromorphic systems [12], [13], analog and digital 
processing circuits [14]–[19] and in-memory computation systems [20], [21]. In this sense, one of the most innovative and 
interesting applications of memristors is data computing. Memristors introduce new paradigms to implement logic computing, 
not based on the traditional Von Neumann architecture where the data are separately stored in memory and processed in a 
processor, but overlapping them in the same structure [21], [22]. In this sense, memristor-based material implication (IMPLY) 
logic gate was proposed in [14] as a ‘stateful’ logic where the data can be processed and stored in the same element. Several 
works have explored the use of material implication for logic applications. In [23], several strategies for  arithmetic operations 
with memristors-based structures are described and the design of an adder and a multiplier is presented. In [24] the authors also 
examine the use of memristors to design different types of adders. In [25],a design methodology of the IMPLY logic family, 
including some design requirements to support the IMPLY logic family are described. However, these and most of the works 
presented in the literature are only based on simulations and a lack of experimental works related to  material implication logic 
implemented with real devices is observed. Between the very few experimental works presented in the literature, in [26] a study 
of material implication-based gates is done, but using SiOx-based memristors and it is only focused on the IMPLY gate. 
Therefore, experimental works to finally demonstrate the functionality of the material implication-based logic circuits and to 
verify the promising results expected from simulations are still needed.  Thus, in this paper, a deeper experimental investigation 
to contribute to the final validation of the use of material implication as a new paradigm of computing architecture is performed.  
Usage of memristors in IMPLY gates can be shown thanks to the Resistive Switching (RS) phenomenon which takes place in 
Metal-Insulator-Semiconductor or Metal-Insulator-Metal (MIS/MIM) structures and consists in successive changes between two 
different resistance states of the dielectric named Low Resistance State (LRS) and High Resistance State (HRS), showing a 
memristive behavior. Unipolar resistive switching in MIS memristors can be described by thermochemical processes [27]. First 
change from HRS to LRS is possible due to the growth of a conductive filament along the insulator region, connecting top 
electrode and bottom electrode. Filament formation is governed by the temperature and field-induced generation of defects [28]. 
On the contrary, in LRS-HRS change, the previously formed filament is partially destroyed limiting the conduction between the 
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top electrode and the bottom electrode. This process is 
controlled by thermally enhanced diffusion of top 
electrode atoms induced by local joule heating [28]. The 
HRS and LRS states can be related with the two Boolean 
values implicated in digital operations, ‘0’ and ‘1’, 
allowing the implementation of logic gates with memristors 
in which material implication is based [26].  
Section II describes the composition of the 
experimental devices employed in the work and we 
revisit the principles of the IMPLY function. In section 
III, the IMPLY and NAND logic gates are experimentally 
demonstrated on fabricated MIS-memristors. Moreover, in 
section IV a new procedure to perform the NAND logic 
operation is proposed, which reduces the number of 
sequential steps from 2 to 1 as proposed in previous works 
[20]. The procedure to improve NAND gate 
implementation can be extended to perform other logic gates, with the subsequent saving of the computing time. Finally, section 
V concludes with a summary of the main results. 
II. MEMRISTORS DESCRIPTION 
Fabricated memristors used in this work are Ni/HfO2/Si MIS devices  based on (100) n-type CZ silicon wafers with resistivity 
between 0.007Ωcm and 0.013Ωcm [29]. After standard wafer cleaning, a wet thermal oxidation process was done at 1100ºC 
leading to a 200nm-thick SiO2 layer. This field oxide was patterned by photolithography and wet etching. Prior to the high-k 
deposition, a cleaning in H2O2/H2SO4 and a dip in Hf(5%) were performed. Subsequently, 20nm-thick HfO2 layers were grown 
by atomic layer deposition (ALD) using Tetrakis (dimethylamido)-hafnium (TDMAH) and H2O as precursors, and N2 as carrier 
and purge gas. The deposition temperature was 225ºC. The top metal electrode, consisting of a 200nm-thick Ni layer, was 
deposited by magnetron sputtering. The resulting structures are square cells of 5x5µm2. A schematic cross-section of the final 
device structure is shown in  Fig. 1.  
In Fig. 2, typical I-V characteristic of a memristor is depicted. Voltages at which samples change from HRS to LRS (VSET) and 
from LRS to HRS (VRESET) and current at LRS (ILRS, ION) and at HRS (IHRS, IOFF) are also indicated. In these samples, which 
present both bipolar and unipolar behavior, the unipolar type with negative voltage polarity to trigger set and reset processes 
gives the best endurance results of the RS phenomenon [30], [31]. More than 3000 cycles of negative switching can be reached 
[30]. During SET process, current was limited to 250µA to guarantee good functionality of the memristor. An analysis of the 
energies involved in the triggering of the set and reset mechanisms, which are of the order of pJ and µJ, respectively, can be 
found in [32]. On the other hand, the stability and variability of these samples has been previously presented in [30], [31]. Cycle-
to-cycle variability, in voltages and currents, seems to be important, although, not so relevant for the gate functionality. Despite 
the fact that the goal of this paper is not the study of variability implications, device-to-device variability has been also observed 
to decrease gate operation success percentages. To perform all the measurements presented in this work, around   15 samples 
were used. 
In the memristor samples employed in this work, initially, approximately 20 cycles changing successively between LRS and 
HRS were performed on each memristor, in order to achieve a stable behavior of the conductive filament generation/destruction. 
After this previous forming process, successive changes between the HRS and LRS in the cell can be performed with set and 
reset voltages and currents in a reduced range of values. When memristor is at HRS (see Fig. 2), there is a low current flow, IOFF, 
due to the fact that the conductive filament is partially broken and, digitally, this state is associated to a ‘0’ Boolean value. On the 
contrary, when memristor is at LRS (Fig. 2) a significant current flow, ION, is allowed through the conductive filament. In this 
case, this state is associated to the Boolean value ‘1’. In this work, instead of evaluating the memristor resistance, we have 
considered the values of IOFF and ION currents (measured at -0.8V) as a measure of the ‘0’ and ‘1’ logic states, respectively, for an 
easier understanding of the experimental results. Therefore, the maximum value of memristor current to be considered as ‘0’ has 
been stablished at 0.1µA, whereas the minimum value 
achievable for the current to be ‘1’ state has been 10µA. 
III. MEMRISTOR-BASED LOGIC GATES DESCRIPTION 
Fig. 3 (a) schematically shows an IMPLY gate, where 
two memristors (P and Q) have their bottom electrodes 
connected to a resistance (RG), which has the other 
terminal grounded. Top electrodes of memristors are 
 Fig. 1.  Cross-section of the memristor device used in this work. 
 
Fig. 2.  Typical I-V characteristic of the memristors used in this work. 
Voltage polarity to provoke Set and Reset processes is negative. 
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used to apply operational voltages, VCOND and VIMPLY (in 
the literature this voltage is labeled as VSET, however to 
avoid misunderstanding with VSET in Fig. 2, VIMPLY is 
considered instead), in order to implement the IMPLY truth 
table shown in Fig. 3(c). The gate operates as ‘P implies Q’ 
or ‘if P then Q’, being the state of Q the output of the gate. The 
possible combinations of the initial logic states of memristors 
P and Q result in four different cases, as it is indicated in the 
table. In case 1, for example, both memristors must be 
initially at HRS, i.e. ‘0’ logic state, then, when the proper 
voltage values are applied to the memristors, Q state changes 
to LRS because the voltage drop across it is enough to 
provoke such resistance change. On the contrary, the state of P 
remains unaltered keeping ‘0’ logic state since its voltage drop 
is below the voltage necessary to originate a resistance state 
change. For the rest of the cases, no state change is 
provoked in any of the memristors. Applying the same 
operational voltage values as in case 1, initial logic states are 
kept accomplishing the truth table in Fig. 3(c). A detailed 
circuital analysis of the IMPLY gate can be found in [15]. 
The IMPLY gate can be the basis to implement other logic 
gates. Fig. 3(b) shows the schematics of a NAND gate. The structure is similar to the IMPLY gate but, in this case, a third 
memristor (S), biased with VS, is added to P and Q of the IMPLY gate as indicated in the Fig. 3(b) [25]. The output of the 
NAND cell is stored in the state of memristor S. The truth table of the NAND gate is indicated in Fig. 3(d). Note that RG value 
has been 1MΩ, in order to accomplish the relation RON<RG<ROFF as indicated in [14]. RON and ROFF have been in average lower 
than 50kΩ and larger than 50MΩ. 
IV. EXPERIMENTAL VERIFICATION OF THE IMPLY AND NAND GATES 
A. Experimental setup 
For all the measurements, a semiconductor parameter analyzer (SPA) Agilent 4156C has been used to applied the operation 
voltages and register the current through memristors. For every memristor involved in the logic gate, source measurement units 
(SMUs) has been connected (2 SMUs for IMPLY case and 3 for NAND case). Additionally, a voltage source unit (VMU) was 
connected to monitor the voltage VG. For the initialization step, voltage ramps were separately applied to every memristor to 
switch memristors to ‘0’ or ‘1’ state according to the case. Then, to perform the operation step, constant voltages were 
simultaneously applied to the memristors involved in such a step. After several attempts, trying different voltages values, finally 
the chosen operation voltages have been VCOND= -2V and VIMPLY= -4V, which are the ones that produce the better IMPLY gate 
performance in  most of the analyzed gate cases. Eventually, the final states of memristors were measured applying a small 
voltage ramp up to -0.8V. x 
B. IMPLY logic gate 
For the IMPLY experimental measurements using the circuit shown in Fig. 3(a), one of the cases from 1 to 4 of the truth table 
(Fig. 3(c)) is selected. Memristors P and Q are initialized to those states corresponding to the selected case, that is ‘0’ (memristor 
at HRS) or ‘1’ (memristor at LRS). Operation voltages (VP and VQ) are applied to change the initial Q state (for case 1) or to 
keep it for the rest of the cases. Operational voltages applied to memristors do not depend on the considered case. For our 
devices, the voltage applied to P is VP=VCOND=-2V and VQ=VIMPLY=-4V to Q. Currents through P and Q and the voltage, VG, are 
now measured to verify the memristors states, both before and after the voltage application.  
Fig. 4 shows states of the memristors for the four IMPLY cases (from top to bottom, case 1 to case 4). The states of P and Q 
before (initial states) and after (final states) operation are shown expressed in terms of the current flowing through the devices 
(equivalent to the devices’ resistances). We can observe that the truth table is accomplished correctly.  
 
Fig. 3.  (a) IMPLY and (b) NAND gates schematic circuits. (c) IMPLY 






C. NAND logic gate 
A NAND gate has also been verified using the circuit shown 
in Fig. 3(b). Similarly, as for the IMPLY gate, after the initial 
forming cycles of each memristor, a particular case of the 
NAND truth table is selected. Then, the three memristors are 
initialized to the corresponding states (Fig. 3(d)). In this case, 
the procedure consists of two different sequential steps (Error! 
Reference source not found.). In the first step, an IMPLY 
operation between memristors P and S is performed, whose 
operation voltages are VP=VCOND=-2V and VS=VIMPLY=-4V. 
Once the required S state is reached (S’), subsequently, a 
second IMPLY operation, between Q and S (at S’ state) takes 
place applying VQ=VCOND=-2V and VS=VIMPLY=-4V. This final 
state of S (S’’) is established as the output of NAND gate.  
 Fig. 6 shows the experimental four NAND cases successfully 
performed (from top to bottom cases 1-4). Initial and final states 
are depicted for each memristor. An additional S state 
(intermediate state, after the first operation step) is included to 
confirm that the first IMPLY operation between memristors P 
and S has been successful. 
Besides the single NAND cases measurements, successive 
measurements of the four NAND cases have also been 
performed. After each operation, a new case is chosen randomly 
and later the experimental procedure above mentioned to analyze 
the NAND gate is followed. Fig. 7 shows memristors 
states (initial and final) for several successful cycles for 
each of the four NAND cases (case 1-case 4 from top to 
bottom). As in Fig. 6, intermediate S state is 
included to corroborate that the first operation step occurs 
successfully. In this continuous logic evaluation 
experiment the effect of the cycle-to-cycle variability of 
the devices is observed, showing a stochastic 
fluctuation of the current, but keeping the validity of the 
logic operation in all the cases. Although in some 
cycles current at ‘0’ and ‘1’ states overpass the forbidden 
region (current values above and below 0.1µA and 10µA 
respectively), the successive performance (with a 
percentage of success of around 80%) of such a gate 
has been demonstrated. 
So far, IMPLY and NAND logic gates have been 
experimentally demonstrated using High-k MIS structures 
as memristors, by using standard procedures [25]. In 
the next section, the NAND gate performance is 




Fig. 4.  Initial and final states of memristors P and Q involved in the IMPLY 
Logic Gate. Q final state corresponds to the output of the gate. 
 
Fig. 5.  Schematic sequence flow for NAND measurements involving two 
IMPLY operation steps. 
 
Fig. 6.  NAND implementation with two IMPLY operation steps. The first 
one is between memristors P and S with the output state stored in the S. The 
second IMPLY operation is between Q and S, being the initial state of S the 
output of the previous IMPLY operation. After the first operation step, state 
of S is included to verify that the first IMPLY operation is well-performed. 
Fig. 7.  NAND implementation, with continuous sequence of operation 
with two IMPLY operation steps. Intermediate state of memristor S is 
included showing that the first operation step was performed correctly. 
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V. A NEW NAND OPERATION 
This new NAND operation proposes a procedure with only one operation step where the three memristors (P, Q and S) are 
simultaneously biased. Unlike previous procedures, an additional voltage, VCOND2, has been applied. 
A. Theoretical circuit analysis 
First, a circuit analysis taking into account the three memristors has been done. Considering the memristors of the circuit 
shown in Fig. 3(b) behave as three resistances (RP, RQ, and RS) and applying Kirchhoff's current law at VG node, the voltage at 
node G is: 
 
( ) ( )
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VG takes different values depending on the particular NAND case, since initial memristor states differ from one case to 
another. Remember that when the initial state of the memristor is ‘0’, the memristor resistance is high (ROFF). On the other hand, 
if the memristor state is ‘1’, then the memristor resistance is low (RON). The value of RG should be RON<RG<ROFF with at least 
one order of magnitude difference between RON and RG and between RG and ROFF. For each NAND case, we will evaluate the 
relation between VP, VQ and VS that must be fulfilled to get the suitable VG value that implements each NAND case in only one 
operation step.  
In the case 1 of the NAND truth table (Fig. 3(d)), initial resistance value of memristors P, Q and S should be ROFF (‘0’ logic 
state) and, at the end, S resistance should change to RON. Voltage drop in P, Q and S can be calculated as VX-VG (being VX the 
voltage at the top electrode of each memristor). Then, if operational voltages applied to P and Q were VCOND1 while for S was 
VIMPLY, with VIMPLY>VCOND1, (2) would be obtained (substituting these values in (1) and simplifying). Considering the resistance 
relation described in the last paragraph, VG would be negligible. 
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  (2) 
Then, since VG≈0, voltage drops across P and Q would be approximately VCOND1, and across S almost VIMPLY. This would 
provoke the S resistance change from ROFF (‘0’) to RON (‘1’), while P and Q remain the same state (‘0’) with resistance ROFF. 
In case 2, resistances of memristors P, Q and S should be ROFF, RON and ROFF respectively and, as before, S resistance should 
change to RON. If P and Q were biased at VCOND2 and S with VIMPLY; VG would be given by (3). Taking into account the 
memristor resistance values, VG would be negligible again. The voltage drops through P, Q and S would be VCOND2, VCOND2 and 
VIMPLY respectively (with VIMPLY>VCOND2) provoking the change of the S resistance from ROFF to RON and modifying the stored 
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Similarly occurs in case 3. Since P and Q are supposed to be interchangeable and initial states are RP=RON, RQ=ROFF and 
RS=ROFF, VG follows the same equation, (3). Therefore, voltage drops across memristors, considering VP=VQ=VCOND2 and 
VS=VIMPLY, would be the same as in case 2 giving the correct final memristors states.  
Finally, in case 4, initial states of memristors P, Q and S are equal to RON, RON and ROFF, respectively and S resistance should 
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In this case, voltage drops at the memristors differ from the rest of cases. In both P and Q the voltage drop would be zero, 
while for S the voltage drop would be VIMPLY-VCOND1<VIMPLY. Thus, all memristors would maintain its initial state value. 
Therefore, NAND truth table (Fig. 3(d)) implementation in a single step is theoretically demonstrated. 
B. Experimental verification 
As in section IV, the SPA has been used to apply the operation voltages and register the current through the memristors in 
order to initialize the memristors and perform the operation step. After individually performing each case of NAND gate 
function under different applied voltages, finally, it has been found that the values that allow successful functionality of the 
NAND  are againVCOND1 = -2V, VCOND2 = 0V and VIMPLY = -4V. For the measurement of final states of memristor a voltage ramp 
up to -0.8V has been applied. 
Error! Reference source not found. graphically shows the proposed sequence to perform the NAND gate in only one 
operation step. Firstly, all memristors are initialized (initial states). Later, the unique operation step takes place applying the 
adequate voltages to P, Q and S simultaneously according to the case. Finally, the memristors state is read to verify the correct 
gate behavior. The initialization and evaluation of memristors states is also done when the standard NAND procedure is used. 
However, the number of operation steps performed to provoke the NAND gate output is different: with the standard produce two 
operation steps are required (first an IMPLY operation between P and S memristors and, secondly, another IMPLY operation 
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between Q and S memristor). With this new NAND 
operation, only one operation step, where the three 
memristor s are involved at the same time, is done, instead of 
the two operation steps of the standard procedure. Error! 
Reference source not found. shows the combination of 
these operation voltages, which are applied 
simultaneously and verify the required relationships. This 
provokes an S-output that corresponds to the NAND 
truth table. 
The experimental results obtained following previous 
procedure are presented in Error! Reference source not 
found., where initial and final memristor states are depicted 
for all NAND cases. Intermediate states (shown 
when two sequential steps were required, Fig. 6) do not 
appear because in this case, only one operation step is 
needed. These results demonstrate that memristor-
based NAND operation is possible using uniquely one 
step. Successive operations were also performed to obtain 
randomly, on the same gate, the different logic cases of the 
NAND gate, with only one operation step. 
Error! Reference source not found. shows initial and final memristors states for all NAND cases in a successive operation 
measurement. As in two-step NAND (Fig. 7) several ‘0’ 
states are in the forbidden region (current reaching 
values of 1µA). However, since current values at ‘1’ are 
mostly above 10µA, the successive performance of 
one-step NAND has been also performed. Also mention 
that only the successful cycles have been included 
being the success percentage around 80%. The reduction 
of the memristor dispersion is one of the next tasks to be 
addressed in future works.  
VI. CONCLUSION 
In this paper, memristor- based IMPLY and NAND 
logic gates have been experimentally demonstrated 
using Ni/HfO2/Si manufactured devices. 
Successive NAND operations (for all four input cases) have 
been also successfully performed, showing the 
operation correctness even in the presence of the inherent 
cycle-to-cycle device fluctuations. Additionally, a 
new procedure to operate the NAND gate has been 
proposed, which requires only one step, reducing the 
computing time when compared to previous 
IMPLY-based implementations (that 
requires two steps). This technique requires a third 
operational voltage for the NAND structure, though in 
the shown case this additional voltage is GND. 
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